Physics

Physics fields

Okayama University

Year~2005

Fabrication of C_{60} field-effect transistors with polyimide and $Ba_{0.4}Sr_{0.6}Ti_{0.96}O_3$ gate insulators

Yoshihiro Kubozono Prof.*

Takayuki Nagano[†]

Yusuke Haruyama[‡]

Eiji Kuwahara**

Toshio Takayanagi^{††}

Kenji Ochi^{‡‡}

Akihiko Fujiwara§

http://escholarship.lib.okayama-u.ac.jp/physics_general/3

^{*}Okayama University, kubozono@cc.okayama-u.ac.jp

[†]Okayama University

 $^{^{\}ddagger}{\rm Okayama}$ University

^{**}Okayama University

^{††}Okayama University

^{‡‡}Okayama University

[§]Japan Advanced Institute of Science and Technology

This paper is posted at eScholarship@OUDIR : Okayama University Digital Information Repository.

Fabrication of C₆₀ field-effect transistors with polyimide and Ba_{0.4}Sr_{0.6}Ti_{0.96}O₃ gate insulators

Yoshihiro Kubozono, Takayuki Nagano, Yusuke Haruyama, Eiji Kuwahara, Toshio Takayanagi and Kenji Ochi

Department of Chemistry, Okayama University, Okayama 700-8530, Japan and CREST, Japan Science and Technology Agency, Kawaguchi, 322-0012, Japan

Akihiko Fujiwara

Japan Advanced Institute of Science and Technology, Ishikawa 923-1292, and CREST, Japan Science and Technology Agency, Kawaguchi, 322-0012, Japan

Flexible C_{60} field-effect transistor (FET) device has been fabricated with polyimide gate insulator on the poly(ethylene terephthalate) substrate, and n-channel normally-off FET properties are observed in this FET device. The field-effect mobility, μ , is estimated to be $\sim 10^{-2}$ cm² V⁻¹ s⁻¹ at 300 K. Furthermore, the C_{60} FET has been fabricated with high dielectric $Ba_{0.4}Sr_{0.6}Ti_{0.96}O_3$ (BST) gate insulator, showing n-channel properties; the μ value is estimated to be $\sim 10^{-4}$ cm² V⁻¹ s⁻¹ at 300 K. The FET device operates at very low gate voltage, V_{G} , and low drain-source voltage, V_{DS} . Thus these C_{60} FET devices possess flexibility and low-voltage operation characteristic of polyimide and BST gate insulators, respectively.

Field-effect transistors (FETs) with thin films of fullerenes have been extensively studied during the last decades, $^{1-12}$ and the potential applications of fullerene FETs in next-generation electronic devices have been discussed based on their high field-effect mobilities, μ s. The first fullerene FET device was fabricated with thin films of C_{60} and SiO_2 gate insulator by Haddon *et al.* This device showed *n*-channel properties and high μ value of 0.08 - 0.30 cm² V⁻¹ s⁻¹. Subsequently, Haddon developed the C_{70} FET device with the SiO_2 gate insulator which exhibited the *n*-channel performance with the μ value of 2×10^{-3} cm² V⁻¹ s⁻¹. The μ value of the C_{60} FET device reached 0.56 cm² V⁻¹ s⁻¹, which was comparable to the highest μ value realized so far in the *n*-channel FETs with thin films of organic molecules (OFETs). 13

The characteristics such as shock-resistance, structural flexibility, large-area coverage and portability are the most important advantages expected for the OFETs. Therefore, it is necessary for the SiO₂/Si substrate to be replaced by polymer gate insulators in a realization of the complete flexible OFET devices. In 2004, Someya *et al.* successfully fabricated the flexible and high-performance *p*-channel pentacene FET device with polyimide gate insulator.¹⁴ The flexible and high-performance *n*-channel OFET device are required for a realization of the flexible complementary metal-oxide-semiconductor logic gate circuit, which has many advantages such as low-power consumption, good-noise margin, and ease of design.¹⁵

The C_{60} FET device with high dielectric gate insulator such as $Ba_{0.4}Sr_{0.6}Ti_{0.96}O_3$ (BST) attracts special attention for high carrier injection into the channel region of C_{60} thin films,

because the doping of electrons and holes into C_{60} is expected to yield new materials with novel physical properties, from the analogy with metal-intercalated C_{60} exhibiting superconductivity and metallic behavior. Such novel physical properties are produced by the electron-filling to the lowest unoccupied molecular orbital (LUMO) of the C_{60} molecule. Currently, the number of electrons which can be injected into the C_{60} molecules by field-effect doping is at most 0.1 per C_{60} molecule even at the maximum gate voltage V_G^{max} , because of low dielectric constant ε_x (~3.9) of SiO₂ used as an insulating layer. Therefore, new techniques for high-carrier injection, *i.e.*, injection of more than one electron or hole per C_{60} molecule, are required to control electronic structure of C_{60} .

The maximum density of carriers, $N_{\rm max}$ (cm⁻²), which can be induced on the dielectric insulating layer, is empirically given by $N_{\rm max} \sim 1.1 \ {\rm x} \ 10^{13} \varepsilon_{\rm x}^{-1/2}$ since $V_{\rm G}^{\rm max}$ (MV) $\sim dE_{\rm max} \sim 20 d/\varepsilon_{\rm x}^{-1/2}$; d (cm) is the thickness of the insulating layer. The high-carrier injection into C_{60} thin film in the FET device should be realized by using the high $\varepsilon_{\rm x}$ gate insulator. Furthermore, the high carrier-injection into the active layer should achieve the low gate voltage ($V_{\rm G}$) and low drain-source voltage ($V_{\rm DS}$) operation in the FET device. The low voltage-operation is very important in a realization of the practical FET device, because the $V_{\rm G}$ and $V_{\rm DS}$ required for operation of the OFET device are currently as high as $10 \sim 100 \ {\rm V}$. In the present study, the C_{60} thin-film FET devices with polyimide and BST gate insulators have been fabricated on the poly(ethylene terephthalate) (PET) and the Si substrates, respectively. The fabrication of these FET devices should open a way to the structural flexibility and the low $V_{\rm G}$ and $V_{\rm DS}$ operation in the OFET device.

Schematic representations of cross-sectional views of the C₆₀ FET devices with

polyimide and BST gate insulators are shown in Figs. 1(a) and (b), respectively. Commercially available PET substrate was cleaned by washing with acetone, 2-propanol and ultra pure water, and was dried at 190°C. The Au gate electrodes with thickness of 50 nm were formed on the PET substrate by a thermal deposition under vacuum of 10^{-8} Torr. The films of polyimide gate insulator were formed by a spin-coating of a high-purity polyimide precursor (KEMITITE CT4112, Kyocera Chemical) on the Au/PET substrate at 2000 rpm for 5 s and 4000 rpm for 20 s. The films were heated at 100° C for 10 min and at 180° C for 1 h. The surface of polyimide films was treated to be hydrophobic with hexamethyldisilazane (HMDS). 50 nm thickness of Au source-drain electrodes and 150 nm thickness of C_{60} thin-films were formed on the substrate by the thermal deposition under 10^{-8} Torr. The channel length L and the channel width W of the C_{60} FET device with polyimide gate insulator were 30 and 2000 μ m, respectively.

The BST layer of the chemical composition $Ba_{0.4}Sr_{0.6}Ti_{0.96}O_3$ was fabricated on the As-doped Si (100) wafer ($\rho = 0.001 - 0.004~\Omega$ cm) by the sol-gel method; the isoamyl acetate–amyl alcohol solution of 7wt% $Ba_{0.4}Sr_{0.6}Ti_{0.96}O_3$ was purchased from Mitsubishi Materials Corporation. The Si wafer was cleaned by washing with acetone, methanol, and H_2SO_4/H_2O_2 (4 : 1 in volume), and native SiO_2 on the Si wafer was removed by immersing it in dilute HF solution. The wafer was finally washed by ultra pure water. The precursor film of BST was prepared by a spin-coating of the $Ba_{0.4}Sr_{0.6}Ti_{0.96}O_3$ solution on the Si substrate at 500 rpm for 3 s and at 2000 rpm for 20 s. The substrate was pre-baked at 300 – 400 °C for 10 min. The spin-coating/pre-baking were repeated by four times before the annealing. The substrate was annealed at 700 °C for 1 h under 100 ml min⁻¹ flow of O_2 . 50

nm thickness of source/drain Au electrodes and 150 nm thickness of C_{60} thin films were formed on the BST/Si substrate by the thermal deposition under 10^{-8} Torr; the C_{60} FET device with the BST layer treated by HMDS has also been fabricated. The L and W of the C_{60} FET device with BST gate insulator were 30 and 1000 μ m, respectively. The FET properties for all FET devices fabricated in the present study were measured after an annealing at $100-140\,^{\circ}\text{C}$ for 24 h under 10^{-6} Torr.

The drain current, I_D , vs. V_{DS} plots for the C_{60} thin-film FET with polyimide gate insulator at 300 K are shown in Fig. 2(a). The plots show n-channel normally-off FET properties. The plot of I_D vs. V_G at $V_{DS} = 20$ V is shown in Fig. 2(b). The I_D increases with increasing V_G to positive up to 100 V. The μ and the threshold voltage, V_T , were determined to be 7.1 x 10^{-3} cm² V⁻¹ s⁻¹ and 7 V, respectively, from the I_D - V_G plot with the relation, $I_D = (\mu W C_0 / L)(V_G - V_T)V_{DS}$, where C_0 was capacitance per area. The C_0 value was determined to be 1.1 x 10^{-9} F cm⁻² from the experimental capacitance, $C = C_0 S$ measured with an LCR meter, where S is the area of electrode. Further, the μ and V_T values of the C_{60} FET with the polyimide gate insulator were estimated to be 1.2 x 10^{-2} cm² V⁻¹ s⁻¹ and 2 V, respectively, from the $(I_D^{\text{sat}})^{1/2} - V_G$ plot (Fig. 2(c)) with the relation $(I_D^{\text{sat}})^{1/2} = (\mu W C_0 / 2L)^{1/2} (V_G - V_T)$; the saturation of I_D is clearly observed in Fig. 2(a). The $(I_D^{\text{sat}})^{1/2} - V_G$ plot was obtained at V_{DS} of 100 V, and the current on-off ratio, $I_D(V_G = 100 \text{ V}) / I_D(V_G = 0 \text{ V})$ was 160.

The atomic force microscope (AFM) image of the polyimide surface is shown in Fig. 2(d). The maximum depth, D_{max} , from the surface of the polyimide layer was 5.5 nm. The thickness, d, of polyimide was estimated to be 3.0 μ m from the C_0 value of 1.1 x 10⁻⁹ F cm⁻²

with the relation $C_0 = \varepsilon_0 \varepsilon_x / d$ by assuming ε_x of 3.8,¹⁴ where ε_0 is permittivity in vacuum. The d value of the polyimide layer in this device is larger by 7 times than that, 420 nm, of SiO₂ layer used by our group in the fullerene FET devices.⁹⁻¹² The value of C_0 in the C_{60} FET with 420 nm of SiO₂ layer can be estimated to be ~8.2 x 10^{-9} F cm⁻² with $C_0 = \varepsilon_0 \varepsilon_x / d$ as ε_x of the SiO₂ layer is 3.9. Therefore, the C_0 value of the polyimide, 1.1 x 10^{-9} F cm⁻², is smaller than that of SiO₂, 8.2 x 10^{-9} F cm⁻². This implies that the carrier density N (= $C_0 V_G / e$), which can be induced at the same V_G , is smaller in the C_{60} FET with polyimide gate insulator than that with SiO₂ layer. This problem can be solved by fabricating the C_{60} FET device with thinner polyimide layer with high quality.

The plots of I_D vs. V_{DS} for the C_{60} FET device fabricated with the crystalline BST layer are shown in Fig. 3(a). The plots show substantially n-channel normally-off enhancement-type properties. The I_D increased with increasing the V_G , while at $V_G = 0$ V the I_D was extremely small. When decreasing V_G to the negative value, the small I_D was further reduced owing to the depletion of electrons in channel region. The value of d for the layer was estimated to be 380 nm from the cross sectional image of the scanning electron microscope (SEM) (Fig. 3(b)). The μ and V_T values of the FET device were determined to be 4.1 x 10^{-5} cm² V⁻¹ s⁻¹ and 3 V, respectively, from the I_D - V_G plots (Fig. 3(c)) at $V_{DS} = 5$ V with the relation, $I_D = (\mu W C_0 / L)(V_G - V_T)V_{DS}$. The C_0 value was estimated to be 8.3 x 10^{-8} F cm⁻² from the experimental C. The μ value estimated for the FET device is much lower than those, 0.08 - 0.56 cm² V⁻¹ s⁻¹, of the C_{60} FETs with the SiO₂ insulating layer. 1,3,4 Nevertheless it should be noted that the V_{DS} and V_G values for the FET operation are smaller by one order of magnitude than those for the C_{60} FET with the SiO₂ gate insulator.

This result is based on the fact that the high concentration of carriers can be injected even at low V_G owing to the high ε_G gate insulator; the N in the C_{60}/BST FET is 5.2×10^{12} cm⁻² at $V_G = 10$ V which is comparable to that in the C_{60}/SiO_2 FET at $V_G = 100$ V, 5.1×10^{12} cm⁻². The low μ value can be attributed to a large roughness in the surface of the BST layer. The value of D_{max} for the BST surface can be estimated to be ~35 nm from the AFM image shown in Fig. 3(d); the BST layer was prepared by one-time annealing. Such a large roughness should suppress the carrier transport. The size of crystallite of the BST was estimated to be 20 nm from the X-ray diffraction peak ascribable to 100 reflection, and the size increased with an increase in annealing time at 700 °C. As the D_{max} decreased with an increase in annealing time, the increase in the annealing time may cause the improvement of carrier transport.

The hydrophobic treatments of the BST thin films were carried out by immersing those into HMDS for 24 h at 300 K. The AFM showed the $D_{\rm max}$ of 10 nm for the HMDS-treated BST surface. The water contact angle increased from 15 to 60° by the HMDS treatment, showing that the BST surface changed to hydrophobic situation. The $I_{\rm D}-V_{\rm DS}$ plots showed the n-channel properties with the μ and $V_{\rm T}$ of 1.1 x 10⁻⁴ cm² V⁻¹ s⁻¹ and -5 V, respectively. This shows clearly that the hydrophobic BST surface can increase the μ , although the origin remains to be clarified.

In summary, the flexible C_{60} FET device which exhibits *n*-channel normally-off properties has been fabricated with polyimide gate insulator on the PET substrate. Furthermore, the C_{60} FET device, which operates at low V_G and V_{DS} , has been fabricated with high ε_x gate insulator, BST. The FET device also showed *n*-channel FET properties.

These should open a way towards high performance fullerene FET devices exhibiting flexibility, portability and low voltage operation, and a way towards modification of electronic structure of C_{60} by high-carrier injection, *i.e.*, a realization of novel physical properties.

This work was partly supported by Mitsubishi foundation, and a Grant-in-Aid (15350089) of Ministry of Education, Culture, Sports, Science and Technology, Japan.

- 1. R. C. Haddon, A. S. Perel, R. C. Morris, T. T. M. Palstra, A. F. Hebard, and R. M. Fleming, Appl. Phys. Lett. 67, 121 (1995).
- 2. R. C. Haddon, J. Am. Chem Soc. 118, 3041 (1996).
- 3. S. Kobayashi, T. Takenobu, S. Mori, A. Fujiwara, and Y. Iwasa, Appl. Phys. Lett. 82, 4581 (2003).
- 4. T. Kanbara, K. Shibata, S. Fujiki, Y. Kubozono, S. Kashino, T. Urisu, M. Sakai, A. Fujiwara, R. Kumashiro, and K. Tanigaki, Chem. Phys. Lett. **379**, 223 (2003).
- 5. E. Kuwahara, Y. Kubozono, T. Hosokawa, T. Nagano, K. Masunari, and A. Fujiwara, Appl. Phys. Lett. **85**, 4765 (2004).
- 6. A. Dodabalapur, H. E. Katz, L. Torsi, and R. C. Haddon, Science 269, 1560 (1995).
- 7. E. J. Meijer, D. M. De Leeuw, S. Setayesh, E. van Veenendaal, B.-H. Huisman, P. W. M. Blom, J. C. Hummelen, U. Scherf, and T. M. Klapwijk, Nature Mater. 2, 678 (2003).
- 8. S. Kobayashi, S. Mori, S. Iida, H. Ando, T. Takenobu, Y. Taguchi, A. Fujiwara, A. Taninaka, H. Shinohara, and Y. Iwasa, J. Am. Chem. Soc. **125**, 8116 (2003).
- 9. Y. Kubozono, Y. Rikiishi, K. Shibata, T. Hosokawa, S. Fujiki, and H. Kiatagawa, Phys. Rev. B **69**, 165412 (2004).
- K. Shibata, Y. Kubozono, T. Kanbara, T. Hosokawa, A. Fujiwara, Y. Ito, H. Shinohara,
 Appl. Phys. Lett. 84, 2572 (2004).
- 11. T. Nagano, H. Sugiyama, E. Kuwahara, R. Watanabe, H. Kusai, Y. Kashino, Y. Kubozono, Appl. Phys. Lett. 87, 023501 (2005).


- 12. T. Nagano, E. Kuwahara, T. Takayanagi, Y. Kubozono, A. Fujiwara, Chem. Phys. Lett. 409, 187 (2005).
- P. R. L. Malenfant, C. D. Dimitrakopoulos, J. D. Gelorme, L. L. Kosbar, T. O. Grahama, A. Curioni, and W. Andreoni, Appl. Phys. Lett. 80, 2517 (2002).
- Y. Kato, S. Iba, R. Teramoto, T. Sekitani, T. Someya, H. Kawaguchi, T. Sakurai, Appl. Phys. Lett. 84, 3789 (2004).
- 15. S.-M. Kang and Y. Leblebici, CMOS Digital integrated circuits, Analysis and Design, (McGraw Hill, New York, 2003).
- M. S. Dresselhaus, G. Dresselhaus, R. C. Eklund, Science of Fullerenes and Carbon Nanotubes, (Academic Press, San Diego, 1996).
- 17. S. M. Sze, Semiconductor Devices, Physics and Technology (Wiley, New York, 2002).

Figure captions

Fig. 1. Schematic representations of cross sectional view of C_{60} FET devices with (a) polyimide gate insulator and (b) BST gate insulator.

Fig. 2. (a) $I_{\rm D}$ - $V_{\rm DS}$ plots, (b) $I_{\rm D}$ – $V_{\rm G}$ plot at $V_{\rm DS}$ = 20 V, and (c) $(I_{\rm D})^{1/2}$ – $V_{\rm G}$ plot at $V_{\rm DS}$ = 100 V for the C₆₀ FET with polyimide gate insulator. (d) AFM image of the polyimide surface (bottom); the cross sectional AFM image (top) observed along the red line. The brightness in the AFM image (bottom) refers to the unevenness of the surface. As the color is brighter, the part is closer to the surface.

Fig. 3. (a) I_D - V_{DS} plots, (b) cross sectional SEM image, (c) I_D - V_G plot at V_{DS} = 5 V for the C_{60} FET device with BST gate insulator. (d) AFM image of the BST surface (bottom); the cross sectional AFM image (top) observed along the red line. In (a), open circles refer to the I_D - V_{DS} plots at V_G = 0 V. The brightness in the AFM image (bottom) refers to the unevenness of the surface. As the color is brighter, the part is closer to the surface.






Figure 1.




Figure 2. (Color in both print and online)




Figure 3. (Color in both print and online)